With a few exceptions, academic packing algorithms for FPGAs are typically applied solely
to theoretical architectures. This has allowed the algorithms to focus on the basic components of
packing while abstracting away many of the details dictated by