说明: Directory/Files structure project/ hdl - contains all source files (*.v) Top Module - top_stepper_ip.v Stimulus - contains test bench file (top_tb) simulation - PRE-SYNTHESIS ONLY run.do - this file contains the scr ipt for Modelsim Simulation Run l
<jzt2006> 在 上传 | 大小:1048576