文件名称:
18bit serdes design guide
开发工具:
文件大小: 2mb
下载次数: 0
上传时间: 2012-04-20
详细说明： The DS92LV18 and SCAN921821 are members of National’s robust and easyto- use Bus LVDS serializer/deserializer (SerDes) family already popular in a wide variety of telecom, datacom, industrial, and commercial backplane/cable interconnect applications. They are similar to the original 10- and 16- bit Bus LVDS SerDes products, but provide a wider, 18-bit data bus payload to support not only byte-oriented data but also carry other information such as parity, frame, control, status, sync, low frequency bus or clock signals, etc. The DS92LV18 and SCAN921821 are very flexible and performs over a wide, 15 - 66 MHz frequency range. Both the transmit clock and receiver reference clock have high jitter tolerance, allowing the use of low cost clock sources. The DS92LV18 serializer and deserializer sections are fully independent and can be operated at different frequencies. This is useful when upstream and downstream rates are not balanced. The SCAN921821 is a dual transmitter that features programmable pre-emphasis to drive long cables . The DS92LV18 receiver locks to random data, eliminating the need to interrupt normal traffic with PLL training patterns after hot plug events. The usual lossof- lock feedback path from receiver to transmitter is also not required. Line and local loopback test modes allow the designer to segregate portions of the system to facilitate system diagnostics. ...展开收缩
(系统自动生成,下载前可以参看下载内容)
下载文件列表
相关说明
- 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
- 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。
- 本站已设置防盗链，请勿用迅雷、QQ旋风等多线程下载软件下载资源，下载后用WinRAR最新版进行解压.
- 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
- 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
- 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
