文件名称:
CALCULATING SETTLING TIME FOR SWITCHED CAPACITOR ADCS
开发工具:
文件大小: 227kb
下载次数: 0
上传时间: 2012-12-31
详细说明： Many of Silicon Lab’s devices feature an on-chip SAR analog-to-digital converter (ADC). These ADC’s use a sample capacitor that is charged to the voltage of the input signal that is used by the SAR logic to perform its data conversion. Due to the ADC’s sample capacitance, input impedance, and the external input circuitry, there will be a settling time required for the sample capacitor to assume the measured input signal voltage. This application note describes a method for calculating the required settling time for good ADC meas urements and methods to achieve meeting settling time requirements. ...展开收缩
(系统自动生成,下载前可以参看下载内容)
下载文件列表
相关说明
- 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
- 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。
- 本站已设置防盗链，请勿用迅雷、QQ旋风等多线程下载软件下载资源，下载后用WinRAR最新版进行解压.
- 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
- 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
- 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
