文件名称:
Timing And Patterns
开发工具:
文件大小: 78kb
下载次数: 0
上传时间: 2009-02-07
详细说明： By Dirk Hill ================ Timing and Patterns • Timing Diagram • Timing • Formats • Timing II • Patterns • Bringing It All Together This is a short paper on the basics of test development. This one covers developing a set of formats, timing sets and a pattern from a timing diagram and timing table. The device used is a simple SRAM memory device with a multiplexed bus. It has 16 memory locations accessed by four parallel address/data lines. There are three control lines: Address Latch Enable (ALE), Write enable (WR), and Read enable (RD). To access a memory location the address must first be latched and then either a read or write cycle follows. (Once an address is latched multiple Writes and Reads can take place on the same location. We do not take advantage of this in this paper.) This paper does not take DC parametrics into consideration. The “tester” is a simplified one with a tester-per-pin architecture (that is all the pins are input and output pins). It is capable of timeset and format switching on the fly. It has 4 edgesets and 4 format sets per pin and 10 time sets. (We do not take advantage of format switching on the fly in this paper.) ...展开收缩
(系统自动生成,下载前可以参看下载内容)
下载文件列表
相关说明
- 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
- 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。
- 本站已设置防盗链，请勿用迅雷、QQ旋风等多线程下载软件下载资源，下载后用WinRAR最新版进行解压.
- 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
- 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
- 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
