开发工具:
文件大小: 1mb
下载次数: 0
上传时间: 2018-06-28
详细说明： The DS90CR287 transmitter converts 28 bits of • 20 to 85 MHz Shift Clock Support LVCMOS/LVTTL data into four LVDS (Low Voltage • 50% Duty Cycle on Receiver Output Clock Differential Signaling) data streams. A phase-locked • 2.5 / 0 ns Set & Hold Times on TxINPUTs transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the • Low Power Consumption transmit clock 28 bits of input data are sampled and • ±1V Common-Mode Range (around +1.2V) transmitted. • Narrow Bus Reduces Cable Siz e and Cost The DS90CR288A receiver converts the four LVDS • Up to 2.38 Gbps Throughput data streams back into 28 bits of LVCMOS/LVTTL • Up to 297.5 Mbytes/sec Bandwidth data. At a transmit clock frequency of 85 MHz, 28 bits of TTL data are transmitted at a rate of 595 Mbps per • 345 mV (typ) Swing LVDS Devices for Low EMI LVDS data channel. Using a 85 MHz clock, the data • PLL Requires no External Components throughput is 2.38 Gbit/s (297.5 Mbytes/sec). • Rising Edge Data Strobe This chipset is an ideal means to solve EMI and • Compatible with TIA/EIA-644 LVDS Standard cable size problems associated with wide, high-speed • Low Profile 56-Lead TSSOP Package TTL interfaces. ...展开收缩
(系统自动生成,下载前可以参看下载内容)
下载文件列表
相关说明
- 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
- 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。
- 本站已设置防盗链，请勿用迅雷、QQ旋风等多线程下载软件下载资源，下载后用WinRAR最新版进行解压.
- 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
- 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
- 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
