文件名称:
RK3368_BOX_R88_RK808-B_DDR3P216SD4_V12_20151029_SCH_Modify_Notes.pdf
开发工具:
文件大小: 359kb
下载次数: 0
上传时间: 2019-05-23
详细说明： RK3368 is a low power, high performance processor for mobile phones, personal mobile internet device and other digital multimedia applications, and integrates octa-core Cortex-A53 with separately NEON coprocessor. Many embedded powerful hardware engines provide optimized performance for high-end application. RK3368 supports almost f ull-format H.264 decoder by 4Kx2K30fps, H.265 decoder by 4Kx2K60fps, also support H.264/MVC/VP8 encoder by 1080p30fps, high-quality JPEG encoder/decoder, and special image preprocessor and postprocessor. Embedded 3D GPU makes RK3368 completely compatible with OpenGL ES3.1, OpenCL1.2 and DirectX 9.3. Special 2D hardware engine with MMU will maximize display performance and provide very smoothly operation. RK3368 has high-performance external memory interface (DDR3/DDR3L /LPDDR2/LPDDR3) capable of sustaining demanding memory bandwidths, also provides a complete set of peripheral interface to support very flexible applications. 1.2 Features The features listed below which may or may not be present in actual product, may be subject to the third party licensing requirements. Please contact Rockchip for actual product feature configurations and licensing requirements. 1.2.1 Micro Processor Octa-core ARM Cortex-A53 MPCore processor, a high-performance, low-power and cached application processor Two CPU clusters, with four CPU core for each cluster, One cluster is optimized for high-performance(big cluster) and the other is optimized for low power(little cluster) Full implementation of the ARM architecture v8-A instruction set, ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation ARMv8 Cryptography Extensions In-order pipeline with symmetric dual-issue of most instructions. Harvard Level 1 (L1) memory system with a Memory Management Unit (MMU). Level 2 (L2) memory system providing cluster memory coherency, including an L2 cache. Include VFP v3 hardware to support single and double-precision add, subtract, divide, multiply and accumulate, and square root operations SCU ensures memory coherency between the four CPUs for each cluster CCI400 ensures the memory coherency between the two clusters Integrated 32KB L1 instruction cache , 32KB L1 data cache with 4-way set associative 512KB unified L2 Cache for big cluster, 256KB unified L2 Cache for little cluster Trustzone technology support Full coresight debug solution Debug and trace visibility of whole systems ETM trace support Invasive and non-invasive debug Ten separate power domains for CPU core system to support internal power switch and externally turn on/off based on different application scenario PD_A53_L0: 1st Cortex-A53 + Neon + FPU + L1 I/D Cache of little cluster PD_A53_L1: 2nd Cortex-A53 + Neon + FPU + L1 I/D Cache of little cluster PD_A53_L2: 3rd Cortex-A53 + Neon + FPU + L1 I/D Cache of little cluster PD_A53_L3: 4th Cortex-A53 + Neon + FPU + L1 I/D Cache of little cluster
(系统自动生成,下载前可以参看下载内容)
下载文件列表
相关说明
- 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
- 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。
- 本站已设置防盗链，请勿用迅雷、QQ旋风等多线程下载软件下载资源，下载后用WinRAR最新版进行解压.
- 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
- 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
- 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
相关搜索:
