文件名称:
Easily-Integrated and Energy-Efficient Design Techniques for SAR ADC
开发工具:
文件大小: 2mb
下载次数: 0
上传时间: 2019-09-30
详细说明： Abstract: This dissertation presents four circuit design techniques for successive-approximation register (SAR) analog-to-digital converters (ADCs). According to the measurement results of the proof-of-concept prototypes, the proposed techniques are able to reduce the design overhead of the front-end and reference buffer and improve the ADC performance. The proposed techniques and their associated chip measurement results are sketched as follows: The first technique is to develop a low input capacitance architecture for SAR ADCs. A 10-bit prototype is fabricated in 0.13-μm CMOS process. Compared with conventional successive approximation ADCs, the proposed ADC can reduce the input capacitance to 1.2 pF for 10-bit resolution. At 12 MS/s and 1.2-V supply, this ADC consumes 0.32 mW and achieves an SNDR of 50.89 dB, resulting in a figure of merit (FOM) of 95 fJ/conversion-step.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
相关说明
- 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
- 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。
- 本站已设置防盗链，请勿用迅雷、QQ旋风等多线程下载软件下载资源，下载后用WinRAR最新版进行解压.
- 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
- 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
- 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
相关搜索:
