南亚DDR3资料 NT5CB64M16GP-EK JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and S
JEDEC STANDARD DDR4 SDRAM
JESD79-4B (Revision of JESD79-4A, November 2013) JUNE 2017
JEDEC Standard no, 79-4B
DDRA SDRAM STANDARD
Contents
DDR4 SDRAM Package Pinout and Addressing
2.1 DDR4 SDRAM Row for x4 x8 and x16
着面
2.2 DDR4 SDRAM Ball Pitch
222
DDR4标准，库里下载积分太高啦，不便于大家共享资源，重新传一份，可惜我没有4B，哈哈PLEASEI
DONT VIOLATE
THE
LAW
This document is copyrighted by JEDECand may not be
reproduced without permission
For information contact
JEDEC Solid State Technology Association
3103 North 1oth street, suite 2
